# **Specifications for the NI PXI-5421**

16-Bit 100 MS/s Arbitrary Waveform Generator

### Contents

CH 0 (Channel 0 Analog Output, Front Panel Connecto	or)2
Sample Clock	,
Onboard Clock (Internal VCXO)	
Phase-Locked Loop (PLL) Reference Clock	
CLK IN (Sample Clock and Reference Clock Input,	
Front Panel Connector)	
PFI 0 and PFI 1 (Programmable Function Interface,	
Front Panel Connectors)	
Digital Data & Control, DDC (Optional Front Panel Co	onnector) 19
Start Trigger	
Markers	
Waveform and Instruction Memory Utilization	
Calibration	
Power	
Software	
Environment	
Safety, Electromagnetic Compatibility, and CE Compli	iance28
Physical	

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50  $\Omega$ .
- Direct Path set to 1  $V_{pk-pk}$ , Low-Gain Amplifier Path set to 2  $V_{pk-pk}$ , and High-Gain Amplifier Path set to 12  $V_{pk-pk}$ .
- Sample clock set to 100 MS/s.

Specifications are subject to change without notice.



# CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification			Value		Comments				
Number of Channels	One			_					
Connector	SMB (jac	:k)			—				
Output Voltage	e Character	ristics							
Output Paths	provid 5.64 n Low-C the Ma attribu 2. The so IF app	<ol> <li>The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V<sub>pk-pk</sub> to 5.64 mV<sub>pk-pk</sub> into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute.</li> <li>The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V<sub>pk-pk</sub> to 0.707 V<sub>pk-pk</sub>.</li> </ol>							
DAC Resolution	16 bits				—				
Amplitude Resolution	3 digits				_				
Amplitude and	Offset								
Amplitude			Amplitud	le (V <sub>pk-pk</sub> )	1. Amplitude				
Range	Path	Load	Minimum Value	Maximum Value	values assume the full scale of the				
	Direct	50 Ω	0.707	1.000	DAC is utilized.				
		$1 \mathrm{k}\Omega$	1.347	1.905	If an amplitude smaller than the				
		Open	1.414	2.000	minimum value is desired, then				
	Low- Gain	50 Ω	0.00564	2.000	waveforms less than full scale of				
	Amplifier								
		Open	0.01127	4.000	used. 2. Driver software				
	High- Gain	50 Ω	0.0338	12.00	compensates for user-specified				
	Amplifier	1 kΩ	0.06441	22.86	resistive loads.				
		Open	0.06763	24.00					

Specification		Comments			
Offset Range		±25% of A % of Ampl	Not available on the Direct Path.		
Maximum Out	put Voltag	e		·	
Maximum	Path	The Maximum			
Output Voltage	Direct	50 Ω	±0.500	Output Voltage of the NI 5421 is	
		1 kΩ	±0.953	determined by the Amplitude Range	
		Open	±1.000	and the Offset	
	Low-	50 Ω	±1.000	Range.	
	Gain Amplifier	1 kΩ	±1.905	_	
		Open	±2.000		
	High-	50 Ω	±6.000		
	Gain Amplifier	1 kΩ	±11.43		
		Open ±12.00			
Accuracy					
DC Accuracy			or High-Gain Amplifier Path:	All paths are calibrated for	
	± 0.2% o (within ±	amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths are also calibrated for offset errors.			
	± 0.4% o (0 °C to 5				
	For the D				
	Gain Acc temperat				
	Gain Acc DC Error				
AC Amplitude Accuracy	± 1.0% o	50 kHz sine wave			
Output Charac	teristics			-	
Output Impedance	50 Ω or 7	_			
Load Impedance Compensation	Output an impedance	mplitude i ces.	_		

Specification		Value		Comments
Output Coupling	DC			
Output Enable		e. When disabled, CH with a value equal to	-	_
Maximum Output Overload	(±8 V for the Direc	an be connected to a set Path) source without e occurs if the CH 0 of .	it sustaining any	
Waveform Summing		apports waveform sur cifically, the outputs o nnected together.		
Frequency and	Transient Response			
Bandwidth	43 MHz	Measured at -3 dB.		
Digital Interpolation Filter	Software-selectable Available interpola	_		
Analog Filter	Seven-pole elliptica	al filter.		_
Passband		Path		_
Flatness	Direct	Low-Gain and Hig	gh-Gain Amplifier	
	±0.25 dB 100 Hz to 40 MHz	+0.5 dB to 100 Hz to		
Pulse		Analog Filter		
Response	Direct	Low-Gain Amplifier	and Digital Interpolation Filter disabled.	
Rise/Fall Time	<5 ns	<8 ns	<10 ns	
Aberration	<10 %	<5 %	<5 %	





Figure 1. Normalized Passband Flatness, Direct Path



**Figure 2.** Pulse Response, Low-Gain Path, 50  $\Omega$  Load

Specification		Comments						
Suggested Maxi	Suggested Maximum Frequencies for Common Functions							
Function		Path		Disable the Analog Filter and				
	Direct	Low-Gain High-Gain Direct Amplifier Amplifier						
Sine	43 MHz	43 MHz 43 MHz 43 MHz						
Square	Not Recommended	25 MHz	12.5 MHz	ramp, and triangle.				
Ramp	Not Recommended	5 MHz	5 MHz					
Triangle	Not Recommended	5 MHz	5 MHz					

Specification		Comments						
Spectral Characteristics								
Signal to Noise		Path		Amplitude				
and Distortion (SINAD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.				
1 MHz	64 dB	66 dB	63 dB	SINAD at low				
5 MHz	63 dB	64 dB	59 dB	amplitudes is limited by a				
10 MHz	61 dB	60 dB	47 dB	–148 dBm/Hz				
20 MHz	57 dB	56 dB	42 dB	noise floor.				
30 MHz	60 dB	62 dB	62 dB					
40 MHz	60 dB	62 dB	62 dB					
43 MHz	58 dB	60 dB	55 dB					
Spurious Free		Amplitude						
Dynamic Range with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.				
1 MHz	-76 dBc	-71 dBc	-58 dBc	Also called harmonic				
5 MHz	-73 dBc	-68 dBc	-55 dBc	distortion.				
10 MHz	-68 dBc	-64 dBc	-47 dBc	SFDR with harmonics at low				
20 MHz	-60 dBc	-57 dBc	-42 dBc	amplitudes is				
30 MHz	-73 dBc	-73 dBc	-74 dBc	limited by a -148 dBm/Hz				
40 MHz	-76 dBc	-73 dBc	-74 dBc	noise floor.				
43 MHz	-78 dBc	-75 dBc	-59 dBc					

Specification		Comments		
Spurious Free		Path		Amplitude
Dynamic Range without Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.
1 MHz	–88 dBFS	-91 dBFS	-91 dBFS	SFDR without harmonics at low
5 MHz	–88 dBFS	-91 dBFS	-91 dBFS	amplitudes is
10 MHz	–87 dBFS	-89 dBFS	-91 dBFS	limited by a -148 dBm/Hz
20 MHz	-80 dBFS	-89 dBFS	-89 dBFS	noise floor.
30 MHz	–73 dBFS	-73 dBFS	–74 dBFS	
40 MHz	–76 dBFS	-73 dBFS	–74 dBFS	
43 MHz	–78 dBFS	-75 dBFS	-60 dBFS	
Total		Path		Amplitude
Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 <sup>nd</sup> through the 6 <sup>th</sup>
20 kHz	-77 dBc (0.014%)	-77 dBc (0.014%)	-77 dBc (0.014%)	harmonic. For 0 °C to 40 °C, the 40 MHz and
1 MHz	-75 dBc	-70 dBc	-62 dBc	43 MHz values
5 MHz	-69 dBc	-65 dBc	-54 dBc	for the low-gain amplifier and
10 MHz	-67 dBc	-62 dBc	-47 dBc	high-gain
20 MHz	-60 dBc	-54 dBc	-42 dBc	amplifier improve to
30 MHz	-54 dBc	-50 dBc	-39 dBc	-50 dBc and
40 MHz	-50 dBc	-45 dBc	-30 dBc	-32 dBc respectively.
43 MHz	-50 dBc	-45 dBc	-30 dBc	1

Specification		Value					
Intermodulation		Path		Each tone is			
Distortion (IMD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	7 dBFS.			
10.2 MHz and 11.2 MHz	-90 dBc	-79 dBc	-59 dBc				
10.6 MHz and 10.8 MHz	-89 dBc	-79 dBc	-59 dBc				
19.5 MHz and 20.5 MHz	-83 dBc	-69 dBc	-52 dBc				
19.9 MHz and 20.1 MHz	-85 dBc	-69 dBc	-52 dBc				
34.0MHz and 35.0 MHz	-81 dBc	-59 dBc	-51 dBc				
34.8 MHz and 35.0 MHz	-79 dBc	-57 dBc	-50 dBc				
42.0 MHz and 43.0 MHz	-85 dBc	-56 dBc	-51 dBc				
42.8 MHz and 43.0 MHz	-81 dBc	-54 dBc	-50 dBc				

Specification	Value						Comments
Average Noise	Amplitude Range			Avera	ge Noise D	ensity	Average Noise
Density	Path	V <sub>pk-pk</sub>	dBm	nV/Hz	dBm/Hz	dBFS/ Hz	Density at small amplitudes is limited by a
	Direct	1	4.0	18	-142	-146.0	–148 dBm/Hz
	Low Gain	0.06	-20.4	9	-148	-127.6	Noise Floor.
	Low Gain	0.1	-16.0	9	-148	-132.0	
	Low Gain	0.4	-4.0	13	-145	-141.0	
	Low Gain	1	4.0	18	-142	-146.0	
	Low Gain	2	10.0	35	-136	-146.0	
	High Gain	4	16.0	71	-130	-146.0	
	High Gain	12	25.6	213	-120	-145.6	




Figure 3. 10 MHz Single-Tone Spectrum, Direct Path, 100 MS/s, Interpolation Factor Set to 4.




Figure 4. 10 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 100 MS/s, Interpolation Factor Set to 4.




Figure 5. Direct Path, 2-Tone Spectrum

### Sample Clock

Specification	Value	Comments
Sources	<ol> <li>Internal, Divide-by-N (N ≥ 1)</li> <li>Internal, DDS-based, High-Resolution</li> <li>External, CLK IN (SMB front panel connector)</li> <li>External, DDC Clk In (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>External, PXI Star trigger (backplane connector)</li> </ol>	Refer to the Onboard Clock (Internal VCXO) section for more information about Internal Clock Sources.
	6. External, PXI_TRIG <07> (backplane connector)	

Specification			Comments		
Sample Rate Ra	inge and Resolution				
Sample Clock Source	Sample Rate Range		Sampl	e Rate Resolution	—
Divide-by-N	23.84 S/s to 100	MS/s		e to (100 MS/s) / N N ≤ 4,194,304	
High Resolution	10 S/s to 100 M	AS/s		1.06 µHz	
CLK IN	200 kS/s to 105	MS/s		tion determined by	
DDC Clk In	10 S/s to 105 M	/IS/s		ternal source.	
PXI Star Trigger	10 S/s to 105 M	AS/s		Sample Clock duty erance 40% to 60%.	
PXI_TRIG <0:7>	10 S/s to 20 M	IS/s			
Effective Sampl	e Rate				
	Sample Rate (MS/s)	Interpolation Factor		Effective Sample Rate	Effective Sample Rate =
	10 S/s to 105 MS/s	1 (	Off)	10 S/s to 105 MS/s	(Interpolation Factor)*(Sample Rate)
	12.5 MS/s to 105 MS/s	,	2	25 MS/s to 210 MS/s	
	10 MS/s to 100 MS/s	4		40 MS/s to 400 MS/s	
	10 MS/s to 50 MS/s	8		80 MS/s to 400 MS/s	
Sample Clock D	elay Range and Res	solution			
Sample Clock Source	Delay Adjustment Range		Delay Adjustment Resolution		—
Divide-by-N	±1 sample clock	period		<21 ps	1
High Resolution	±1 sample clock	period		ample Clock eriod/16,384	
External (all)	0 ns to 7.6 i	ıs		<15 ps	

Specification	Value					Comments		
System Phase N	System Phase Noise and Jitter (10 MHz Carrier)							
Sample Clock Source		em Phase I Density Bc/Hz) Off	y (Integrated from			1. High- Resolution specifications		
	100 Hz	1 kHz	10 kHz			increase as the sample rate is		
Divide-by-N	-110	-131	-137	<	<1.0 ps rms	decreased.		
High Resolution	-114	-126	-126	<	<4.0 ps rms	2. PXI Star trigger specification		
CLK IN	-113	-132	-135	<	<1.1 ps rms	valid when		
PXI Star Trigger	-115	-118	-130	<	<3.0 ps rms	sample clock source is locked to PXI_CLK10.		
External Sample Clock Input Jitter Tolerance	Cycle-Cycle Jitter ±300 ps Period Jitter ±1 ns					_		
Sample Clock <b>F</b>	Exporting							
Exported Sample Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>DDC Clk Out (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>PXI_TRIG&lt;07&gt; (backplane connector)</li> </ol>					Exported Sample Clocks can be divided by integer K $(1 \le K \le 4, 194, 304)$		
Exported Sample Clock Destinations		mum Jency	Jitter (Typical) Duty Cycle			_		
PFI<01>	105	MHz	PFI0: 6 ps rms 25% to 60%					
			PFI1: 12	2 ps rms				
DDC Clk Out	105	MHz	40 ps	s rms	40% to 60%			
PXI_TRIG <07>	20 N	ИНz	_	_				

### **Onboard Clock (Internal VCXO)**

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	_
Frequency Accuracy	±25 ppm	

#### Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	<ol> <li>PXI_CLK10 (backplane connector)</li> <li>CLK IN (SMB front panel connector)</li> </ol>	The PLL Reference Clock provides the reference frequency for the phase-locked loop.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5421 is solely dependent on the Frequency Accuracy of the PLL Reference Source.	—
Lock Time	Typical: 70 ms. Maximum: 200 ms.	—
Frequency Range	<ul><li>5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz.</li><li>The PLL Reference Clock Frequency has to be accurate to ±50 ppm.</li></ul>	_
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>PXI_Trig&lt;07&gt; (backplane connector)</li> </ol>	—

# CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample Clock	
	2. PLL Reference Clock	
Frequency Range	1 MHz to 105 MHz (Sample Clock destination and sine waves)	
	200 kHz to 105 MHz (Sample Clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference Clock destination)	
Input Voltage Range	Sine wave: 0.65 $V_{pk-pk}$ to 2.8 $V_{pk-pk}$ (0 dBm to +13 dBm) Square wave: 0.2 $V_{pk-pk}$ to 2.8 $V_{pk-pk}$	_
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	—
Input Coupling	AC	

### PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	2 SMB (jack)	
Direction	Bi-directional	_
Frequency Range	DC to 105 MHz	—
As an Input (Tr	igger)	
Destinations	Start Trigger	
Maximum Input Overload	-2 V to +7 V	_
V <sub>IH</sub>	2.0 V	_
V <sub>IL</sub>	0.8 V	
Input Impedance	1 kΩ	_
As an Output (I	Event)	
Sources	1. Sample Clock divided by integer K $(1 \le K \le 4,194,304)$	
	<ol> <li>Sample Clock Timebase (100 MHz) divided by integer M (2 ≤ M ≤ 4,194,304)</li> </ol>	
	3. PLL Reference Clock	
	4. Marker	
	5. Exported Start Trigger (Out Start Trigger)	
Output Impedance	50 Ω	_
Maximum Output Overload	-2 V to +7 V	
V <sub>OH</sub>	nimum: 2.9 V (open load), 1.4 V (50 Ω load) Output drive	
V <sub>OL</sub>	Maximum: 0.2 V (open load), 0.2 V (50 $\Omega$ load)	+3.3 V TTL compatible.
Rise/Fall Time	≤2.5 ns	Load of 10 pF

# Digital Data & Control, DDC (Optional Front Panel Connector)

Specification	Value			Comments
Connector Type	68-pin VHDCI female receptacle			_
Number of Data Output Signals	16			_
Control	DDC Clk Out (cloc	k output)		_
Signals (6)	DDC Clk In (clock	input)		
	PFI<23> (inputs)			
	PFI<45> (outputs)			
Ground	23 pins			
Output Signal O	Characteristics (Incl	udes Data Outputs	, DDC Clk Out, an	d PFI <45>)
Signal Type	LVDS (Lo	w-Voltage Differen	tial Signal)	_
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with $100 \Omega$ differential
V <sub>OH</sub>	—	1.3 V	1.7 V	load.
V <sub>OL</sub>	0.8 V	1.0 V		2. Measured at the front panel.
Differential Output Voltage	0.25 V	—	0.45 V	3. Load capacitance
Output Common-Mode Voltage	1.125 V	—	1.375 V	<15 pF. 4. Driver and receiver comply
Differential Pulse Skew (skew within a differential pair)	—	_	0.6 ns	with ANSI/TIA/ EIA-644.
Rise/Fall Time	—	0.5 ns	1.6 ns	
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.			_

Specification	Va	lue	Comments
Output Enable/Disable	Controlled through the softwa and Control Signals collective go to a high-impedance state.	_	
Maximum Output Overload	–0.3 V to +3.9 V		_
Input Signal Ch	aracteristics (Includes DDC )	Clk In and PFI <2:3>)	
Signal Type	LVDS (Low-Voltage Differen	tial Signal)	
Input Differential Impedance	100 Ω		_
Maximum Output Overload	–0.3 V to +3.9 V		_
Signal Characteristics	Minimum	Maximum	—
Differential Input Voltage	0.1 V	0.5 V	
Input Common Mode Voltage	0.2 V	2.2 V	
DDC Clk Out			
Clocking Format	Data outputs and markers cha DDC Clk Out.	nge on the falling edge of	_
Frequency Range	Refer to the <i>Sample Clock</i> see	ction for more information.	_
Duty Cycle	40% to 60%		
Jitter	40 ps rms		_
DDC Clk In			
Clocking Format	DDC Data Output signals cha DDC Clk In.	_	
Frequency Range	10 Hz to 105 MHz		

Specification	Value	Comments
Input Duty Cycle Tolerance	40% to 60%	
Input Jitter Tolerances	300 ps pk-pk of Cycle-Cycle Jitter, and 1 ns rms of Period Jitter.	

### Start Trigger

Specification	Va	lue	Comments
Sources	1. PFI<01> (SMB front par	nel connectors)	
	2. PFI<23> (DIGITAL DAt connector)	FA & CONTROL front panel	
	3. PXI_TRIG<07> (backpl	ane connector)	
	4. PXI Star trigger (backplar	ne connector)	
	5. Software (use function cal	1)	
	6. Immediate (does not wait	for a trigger). Default.	
Modes	1. Single		—
	2. Continuous		
	3. Stepped		
	4. Burst		
Edge Detection	Rising		—
Minimum Pulse Width	25 ns. Refer to t <sub>s1</sub> at <b>NI Signa</b> <b>NI PXI-5421 Overview</b> »Tri	al Generators Help»Devices» ggering»Trigger Timing.	
Delay from	Interpolation Factor	Typical Delay	Refer to $t_{s2}$ at
Start Trigger to CH 0 Analog Output	Digital Interpolation Filter disabled.	43 Sample Clock Periods + 110 ns	NI Signal Generators Help»Devices»
	2	57 Sample Clock Periods + 110 ns	NI PXI-5421 Overview»
	4	63 Sample Clock Periods + 110 ns	Triggering» Trigger Timing.
	8	64 Sample Clock Periods + 110 ns	

Specification	Value	Comments
Delay from Start Trigger to Digital Data Output	40 Sample Clock periods + 110 ns.	_
Trigger Export	ing	
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the Marker Destination specification.	
Exported Trigger Delay	65 ns (typical). Refer to t <sub>s3</sub> at <b>NI Signal Generators Help»</b> <b>Devices»NI PXI-5421 Overview»Triggering»Trigger</b> <b>Timing</b> .	_
Exported Trigger Pulse Width	>150 ns. Refer to t <sub>s4</sub> at NI Signal Generators Help» Devices»NI PXI-5421 Overview»Triggering»Trigger Timing.	

#### Markers

Specification	Value	Comments
Destinations	1. PFI<01> (SMB front panel connectors)	—
	<ol> <li>PFI&lt;45&gt; (DIGITAL DATA &amp; CONTROL front panel connector)</li> </ol>	
	3. PXI_TRIG<07> (backplane connector)	
Quantity	One Marker per Segment.	_
Quantum	Marker position must be placed at an integer multiple of four samples.	_
Width	>150 ns. Refer to t <sub>m2</sub> at NI Signal Generators Help» Devices»NI PXI-5421 Overview»Waveform Generation»Marker Events.	

Specification	Value			Comments
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to t <sub>m1</sub> at NI Signal Generators
	PFI<01>	±2 Sample Clock Periods	N/A	Help»Devices» NI PXI-5421 Overview»
	PFI<45>	N/A	<2 ns	Waveform
	PXI_Trig<07>	±2 Sample Clock Periods	N/A	Generation» Marker Events.
Jitter	20 ps rms	•		—

## Waveform and Instruction Memory Utilization

Specification		Value		Comments
Memory Usage	The NI 5421 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			For more information, refer to <b>NI Signal</b> Generators Help»Devices» NI PXI-5421» Onboard Memory
Onboard Memory Size	8 MB standard: 8,388,608 bytes	—		
Output Modes	Arbitrary Waveform	m mode and Arbitrary	y Sequence mode	—
Arbitrary Waveform Mode	•	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.		
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5421 to generate a set of waveforms in a particular order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) the waveform is generated, and which sample in the waveform a marker output signal occurs.			

Specification	Value			Comments
Minimum Waveform Size (Samples)		Arbitrary Waveform Mode	Arbitrary Sequence Mode	The minimum waveform size is
	Single Trigger Mode	16	16	sample rate dependent in Arbitrary
	Continuous	16	96 @ > 50 MS/s	Sequence Mode.
	Trigger Mode		32 @ ≤ 50 MS/s	
	Stepped Trigger	32	96 @ > 50 MS/s	
	Mode		32 @ ≤ 50 MS/s	
	Burst Trigger	16	512 @ > 50 MS/s	
	Mode		256 @ ≤ 50 MS/s	
Loop Count	1 to 16,777,215. Burst trigger: Unlimited			—
Quantum	Waveform size must be an integer multiple of four samples.		—	
Memory Limits				
	8 MB standard	32 MB option	256 MB option	All trigger modes
Arbitrary Waveform Mode Maximum Waveform Memory	4,194,176 Samples	16,777,088 Samples	134,217,600 Samples	except where noted.
Arbitrary Sequence Mode Maximum Waveform Memory	4,194,120 Samples	16,777,008 Samples	134,217,520 Samples	Condition: One or two segments in a sequence.

Specification	Value			Comments
Arbitrary Sequence Mode Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	Condition: Waveform memory is <4,000 samples.

### Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	_
External Calibration	The External Calibration calibrates the VCXO, voltage reference, output impedance, DC gain, and offset. Appropriate constants are stored in non volatile memory.	_
Calibration Interval	Specifications valid within 2 years of External Calibration.	_
Warm-up Time	15 minutes	_

#### Power

Specification	Typical Operation	<b>Overload Operation</b>	Comments
+3.3 VDC	1.9 A	2.7 A	Typical.
+5 VDC	2.0 A	2.2 A	Overload operation occurs when CH 0 is shorted to ground.
+12 VDC	0.46 A	0.5 A	
-12 VDC	0.01 A	0.01 A	
Total Power	21.9 W	26.0 W	

Specification	Value	Comments
Driver Software	NI-FGEN 2.0 or later version. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5421. NI-FGEN provides application programming interfaces for many development environments.	—
Application Software	<ul> <li>NI-FGEN provides programming interfaces for the following application development environments:</li> <li>LabVIEW</li> <li>LabWindows<sup>™</sup>/CVI<sup>™</sup></li> <li>Measurement Studio</li> <li>Microsoft Visual C++</li> <li>Microsoft Visual C/C++</li> <li>Microsoft Visual Basic</li> <li>Borland C/C++</li> </ul>	
Soft Front Panel/ Interactive Configuration	The FGEN Soft Front Panel 1.3 or later supports interactive control of the NI 5421. The FGEN Soft Front Panel is included on the NI-FGEN driver CD. Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5421. MAX is also included on the NI-FGEN CD.	—

Specifications	Value	Comments
Operating	0 °C to +55 °C in all NI PXI chassis except the following.	
Temperature	0 °C to +45 °C when installed in an NI PXI-101 $x$ or PXI-1000B chassis.	
Storage Temperature	-25 °C to +85 °C	
Operating Relative Humidity	10% to 90%, noncondensing	—
Storage Relative Humidity	5% to 95%, noncondensing	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Operating Vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub> . Meets IEC-60068-2-64.	
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	0 m to 2000 m above sea level	
Pollution Degree	2	—

# Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments	
Safety	The NI 5421 meets the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use: IEC 61010-1, EN 61010-1 UL 3111-1, UL 61010B-1 CAN/CSA C22.2 No. 1010.1	For UL and other safety certifications, refer to the product label or to ni.com.	
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	—	
Immunity	EN 61326:1997 + A2:2001, Table 1	—	
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant For EMC compliance, you must operate this device with shielded cabling.	—	
This product meets the for CE Marking, as fo	e essential requirements of applicable European Directive llows:	es, as amended	
Low-Voltage Directive (safety)	73/23/EEC	_	
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	_	
<b>Note</b> : Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, click <b>Declarations of Conformity Information</b> at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by your product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.			

Specification	Va	Comments	
Dimensions	Single 3U PXI slot. Also Cor		
Front Panel Co	nnectors		·
Label	Function(s)	Connector Type	—
CH0	Analog Output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI Female Receptacle	
Front Panel Inc	licators		
	Access LED	Active LED	For more
	The Access LED indicates the status of the PCI bus and the interface from the NI 5421 to the controller.	The Active LED indicates the status of the onboard generation hardware of the NI 5421.	information, refer to NI Signal Generators Help»Devices» NI PXI-5421 Overview» Front Panel Connectors» Access and Active LEDs
Included Cable	·	·	·
	One (NI part number 763541- Plug, RG223/U, Double Shie		

 $CVI^{TM}$ ,  $IVI^{TM}$ , LabVIEW<sup>TM</sup>, Measurement Studio<sup>TM</sup>, National Instruments<sup>TM</sup>,  $NI^{TM}$ , and ni.com<sup>TM</sup> are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: **Help**\***Patents** in your software, the patents.txt file on your CD, or ni.com/patents.



323316A-01

Jul03

© 2003 National Instruments Corp. All rights reserved.